Page 141 - 《软件学报》2024年第6期

谢汶兵 等: 二进制翻译技术综述 2717

Electronics, 2023, 12(14): 3014. [doi: 10.3390/electronics12143014]
[87] Fu SY, Hong DY, Liu YP, Wu JJ, Hsu WC. Optimizing data permutations in structured loads/stores translation and SIMD register
mapping for a cross-ISA dynamic binary translator. Journal of Systems Architecture, 2019, 98: 173–190. [doi: 10.1016/j.sysarc.2019.07.
008]
[88] Wang Z, Li JJ, Wu CG, Yang DY, Wang ZJ, Hsu WC, Li B, Guan Y. HSPT: Practical implementation and efficient management of
embedded shadow page tables for cross-ISA system virtual machines. In: Proc. of the 11th ACM SIGPLAN/SIGOPS Int’l Conf. on
Virtual Execution Environments. Istanbul: Association for Computing Machinery, 2015. 53–64. [doi: 10.1145/2731186.2731188]
[89] Faravelon A, Gruber O, Pétrot F. Optimizing memory access performance using hardware assisted virtualization in retargetable dynamic
binary translation. In: Proc. of the 2017 Euromicro Conf. on Digital System Design (DSD). Vienna: IEEE, 2017. 40–46. [doi: 10.1109/
DSD.2017.41]
[90] Huang KL, Zhang FX, Li C, Niu G, Wu JR, Liu TY. BTMMU: An efficient and versatile cross-ISA memory virtualization. In: Proc. of
the 17th ACM SIGPLAN/SIGOPS Int’l Conf. on Virtual Execution Environments. Association for Computing Machinery, 2021. 71–83.
[doi: 10.1145/3453933.3454015]
[91] Hu WW, Jin GJ, Wang WX, Zhang XC, Wang HD. LoongISA for compatibility with mainstream instruction set architecture. Scientia
Sinica Informationis, 2015, 45(4): 459–479 (in Chinese with English abstract). [doi: 10.1360/N112014-00300]

[92] Kristien M, Spink T, Campbell B, Sarkar S, Stark I, Franke B, Böhm I, Topham N. Fast and correct load-link/store-conditional
instruction handling in DBT systems. IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, 2020, 39(11):
3544–3554. [doi: 10.1109/TCAD.2020.3013048]
[93] Almer O, Bohm I, Von Koch TE, Franke B, Kyle S, Seeker V, Thompson C, Topham N. Scalable multi-core simulation using parallel
dynamic binary translation. In: Proc. of the 2011 Int’l Conf. on Embedded Computer Systems: Architectures, Modeling and Simulation.
Samos: IEEE, 2011. 190–199. [doi: 10.1109/SAMOS.2011.6045461]
[94] Natarajan R, Zhai A. Leveraging transactional execution for memory consistency model emulation. ACM Trans. on Architecture and
Code Optimization, 2015, 12(3): 29. [doi: 10.1145/2786980]
[95] Dechev D, Pirkelbauer P, Stroustrup B. Understanding and effectively preventing the ABA problem in descriptor-based lock-free
designs. In: Proc. of the 13th IEEE Int’l Symp. on Object/Component/Service-oriented Real-time Distributed Computing. Carmona:
IEEE, 2010. 185–192. [doi: 10.1109/ISORC.2010.10]
[96] Rigo A, Spyridakis A, Raho D. Atomic instruction translation towards a multi-threaded QEMU. In: Proc. of the 30th European Conf. on
Modelling and Simulation. 2016. 587–595.
[97] Jiang XW, Chen XL, Wang H, Chen HP. A parallel full-system emulator for risc architure host. In: Proc. of the 2013 Advances in
Computer Science and its Applications. Berlin: Springer, 2014. 1045–1052. [doi: 10.1007/978-3-642-41674-3_145]
[98] Zhao ZY, Jiang Z, Chen Y, Gong XL, Wang WW, Yew PC. Enhancing atomic instruction emulation for cross-ISA dynamic binary
translation. In: Proc. of the 2021 IEEE/ACM Int’l Symp. on Code Generation and Optimization (CGO). Seoul: IEEE, 2021. 351–362.
[doi: 10.1109/CGO51591.2021.9370312]
[99] Niu G, Zhang FX, Li XY. Eliminate the overhead of interrupt checking in full-system dynamic binary translator. In: Proc. of the 15th
ACM Int’l Conf. on Systems and Storage. Haifa: Association for Computing Machinery, 2022. 1–12. [doi: 10.1145/3534056.3534939]
[100] Chakraborty S. Robustness between weak memory models. In: Proc. of the 21st Conf. on Formal Methods in Computer-aided Design
(FMCAD). New Haven: TU Wien Academic Press, 2021. 173–182. [doi: 10.34727/2021/isbn.978-3-85448-046-4_26]
[101] Alglave J, Maranget L, Sarkar S, Sewell P. Fences in weak memory models. In: Proc. of the 22nd Int’l Conf. on Computer Aided
Verification. Edinburgh: Springer, 2010. 258–272. [doi: 10.1007/978-3-642-14295-6_25]
[102] Lustig D, Trippel C, Pellauer M, Martonosi M. ArMOR: Defending against memory consistency model mismatches in heterogeneous
architectures. In: Proc. of the 42nd Annual Int’l Symp. on Computer Architecture (ISCA). Portland: ACM, 2015. 388–400. [doi: 10.1145/
2749469.2750378]
[103] Hawkins B, Demsk B, Bruening D, Zhao Q. Optimizing binary translation of dynamically generated code. In: Proc. of the 2015
IEEE/ACM Int’l Symp. on Code Generation and Optimization (CGO). San Francisco: IEEE, 2015. 68–78. [doi: 10.1109/CGO.2015.
7054188]
[104] Kamunyori J. Handling self-modifying code using software dynamic translation. In: Proc. of the 2007 Conf. on Diversity in Computing.
Orlando: Association for Computing Machinery, 2007. 32. [doi: 10.1145/1347787.1347807]
[105] Liu AZ, Wang WQ. ASCMS: An accurate self-modifying code cache management strategy in binary translation. In: Proc. of the 2013
Int’l Conf. on Information Science and Cloud Computing Companion. Guangzhou: IEEE, 2013. 405–410. [doi: 10.1109/ISCC-
C.2013.52]