Page 145 - 《软件学报》2024年第6期

谢汶兵 等: 二进制翻译技术综述 2721

20th IEEE/ACIS Int’l Conf. on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing (SNPD).
Toyama: IEEE, 2019. 421–426. [doi: 10.1109/SNPD.2019.8935667]
[171] Cota EG, Carloni LP. Cross-ISA machine instrumentation using fast and scalable dynamic binary translation. In: Proc. of the 15th ACM
SIGPLAN/SIGOPS Int’l Conf. on Virtual Execution Environments. Providence: Association for Computing Machinery, 2019. 74–87.
[doi: 10.1145/3313808.3313811]
[172] Guo YC, Yang W, Chen JY, Lee JK. Translating the ARM Neon and VFP instructions in a binary translator. Software: Practice and
Experience, 2016, 46(12): 1591–1615. [doi: 10.1002/spe.2394]
[173] Wang WW, Wu CG, Bai TX, Wang ZJ, Yuan X, Cui HM. A pattern translation method for flags in binary translation. Journal of
Computer Research and Development, 2014, 51(10): 2336–2347 (in Chinese with English abstract). [doi: 10.7544/issn1000-1239.2014.
20130018]
[174] Tan J, Pang JM, Lu SB. Using local library function in binary translation. In: Wang SX, ed. Current Trends in Computer Science and
Mechanical Automation Vol. 1. Warsaw: De Gruyter Open Poland, 2018. 123–132. [doi: 10.1515/9783110584974-016]
[175] Fu LG, Pang JM, Wang J, Zhang JH, Yue F. Optimization of library function disposing in dynamic binary translation. Journal of
Computer Research and Development, 2019, 56(8): 1783–1791 (in Chinese with English abstract). [doi: 10.7544/issn1000-1239.2019.
20170871]
[176] Chai K, Wolff F, Papachristou C. XBT: FPGA accelerated binary translation. In: Proc. of the 73rd IEEE National Aerospace and
Electronics Conf. (NAECON). Dayton: IEEE, 2021. 365–372. [doi: 10.1109/naecon49338.2021.9696395]
[177] Wirsch R, Hochberger C. Towards transparent dynamic binary translation from RISC-V to a CGRA. In: Proc. of the 34th Int’l Conf. on
Architecture of Computing Systems (ARCS). Springer, 2021. 118–132. [doi: 10.1007/978-3-030-81682-7_8]
[178] Knorst T, Vicenzi J, Jordan MG, De Almeida JH, Korol G, Beck ACS, Rutzig MB. An energy efficient multi-target binary translator for
instruction and data level parallelism exploitation. Design Automation for Embedded Systems, 2022, 26(1): 55–82. [doi: 10.1007/
s10617-021-09258-6]
[179] saagarjha. TSOEnabler Kernel extension that enables TSO for Apple silicon processes. 2020. https://github.com/saagarjha/TSOEnabler
[180] Rokicki S, Rohou E, Derrien S. Hardware-accelerated dynamic binary translation. In: Proc. of the 2017 Conf. on Design, Automation &
Test in Europe (DATE). Lausanne: IEEE, 2017. 1062–1067. [doi: 10.23919/DATE.2017.7927147]
[181] Rokicki S, Rohou E, Derrien S. Aggressive memory speculation in HW/SW Co-designed machines. In: Proc. of the 2019 Design,
Automation & Test in Europe Conf. & Exhibition (DATE). Florence: IEEE, 2019. 332–335. [doi: 10.23919/DATE.2019.8715010]
[182] Microsoft. WOW64 implementation details. 2023. https://docs.microsoft.com/zh-cn/windows/win32/winprog64/wow64-implementation-
details
[183] Microsoft. Windows on ARM. 2023. https://learn.microsoft.com/en-us/windows/arm/overview
[184] Wine. 2023. https://www.winehq.org/
[185] Rohit. Run Android APPs on the Android emulator. 2018. https://tutorial.eyehunts.com/android/run-android-apps-android-emulator/
[186] Developers. Android studio. 2022. https://developer.android.google.cn/studio/releases/emulator#support_for_arm_binaries_on_android_
9_and_11_system_images
[187] Intel. Bridge technology. 2023. https://www.intel.com/content/www/us/en/developer/topic-technology/bridge-technology.html
[188] Intel. An introduction to celadon. 2022. https://www.intel.com/content/www/us/en/developer/videos/an-introduction-to-celadon.html
[189] Paulino N, Ferreira JC, Cardoso JMP. Improving performance and energy consumption in embedded systems via binary acceleration: A
survey. ACM Computing Surveys, 2021, 53(1): 6. [doi: 10.1145/3369764]
[190] Panchenko M, Auler R, Nell B, Ottoni G. BOLT: A practical binary optimizer for data centers and beyond. In: Proc. of the 2019
IEEE/ACM Int’l Symp. on Code Generation and Optimization (CGO). Washington: IEEE, 2019. 2–14. [doi: 10.1109/CGO.2019.
8661201]
[191] Tallam S. Propeller: Profile guided large scale performance enhancing relinker. In: Proc. of the 2019 LLVM Developers’ Meeting. 2019.
[192] Zou W, Gao F, Yan YQ. Dynamic binary instrumentation based on QEMU. Journal of Computer Research and Development, 2019,
56(4): 730–741 (in Chinese with English abstract). [doi: 10.7544/issn1000-1239.2019.20180166]
[193] Ginzburg S, Shahrad M, Freedman MJ. VectorVisor: A binary translation scheme for throughput-oriented GPU acceleration. In: Proc. of
the 2023 USENIX Annual Technical Conf. (USENIX ATC 23). Boston: USENIX Association, 2023. 1017–1037.
[194] Shoshitaishvili Y, Wang RY, Salls C, Stephens N, Polino M, Dutcher A, Grosen J, Feng SJ, Hauser C, Kruegel C, Vigna G. SOK: (State
of) the art of war: Offensive techniques in binary analysis. In: Proc. of the 2016 IEEE Symp. on Security and Privacy (SP). San Jose:
IEEE, 2016. 138–157. [doi: 10.1109/SP.2016.17]
[195] Chipounov V, Kuznetsov V, Candea G. S2E: A platform for in-vivo multi-path analysis of software systems. In: Proc. of the 16th Int’l