Page 139 - 《软件学报》2024年第6期

谢汶兵 等: 二进制翻译技术综述 2715

memory model architectures. In: Proc. of the 43rd ACM SIGPLAN Int’l Conf. on Programming Language Design and Implementation.
San Diego: Association for Computing Machinery, 2022. 888–902. [doi: 10.1145/3519939.3523719]
[42] Ma XN. Research on design and optimization of binary translation system [Ph.D. Thesis]. Beijing: University of Chinese Academy of
Sciences (Institute of Computing Technology, Chinese Academy of Sciences), 2004 (in Chinese with English abstract).
[43] Bruening DL. Efficient, transparent, and comprehensive runtime code manipulation [Ph.D. Thesis]. Cambridge: Massachusetts Institute
of Technology, 2004.
[44] Cmelik B, Keppel D. Shade: A fast instruction-set simulator for execution profiling. In: Proc. of the 1994 ACM SIGMETRICS Conf. on
Measurement and Modeling of Computer Systems. Nashville: Association for Computing Machinery, 1994. 128–137. [doi: 10.1145/
183018.183032]
[45] Srivastava A, Edwards A, Vo H. Vulcan binary transformation in a distributed environment. Technical Report, MSR-TR-2001-50,
Redmond: Microsoft Corporation, 2001.
[46] Probst M, Krall A, Scholz B. Register liveness analysis for optimizing dynamic binary translation. In: Proc. of the 9th Working Conf. on
Reverse Engineering. Richmond: IEEE, 2002. 35–44. [doi: 10.1109/wcre.2002.1173062]
[47] Cifuentes C, Lewis B, Ung D. Walkabout—A retargetable dynamic binary translation framework. Technical Report, SMLI TR-2002-
106, Palo Alto: Sun Microsystems Inc., 2002.
Research with RISC-V. Boston, 2017. [doi: 10.13140/RG.2.2.30957.69601]
[48] Wang C, Hu SL, Kim HS, Nair SR, Breternitz Jr M, Ying ZW, Wu YF. StarDBT: An efficient multi-platform dynamic binary
translation system. In: Proc. of the 12th Asia-Pacific Conf. on Computer Systems Architecture. Seoul: Springer, 2007. 4–15.
[49] Jones D, Topham N. High speed CPU simulation using LTU dynamic binary translation. In: Proc. of the 4th Int’l Conf. on High
Performance Embedded Architectures and Compilers. Berlin: Springer, 2009. 50–64.
[50] Moore RW, Baiocchi JA, Childers BR, Davidson JW, Hiser JD. Addressing the challenges of DBT for the ARM architecture. ACM
SIGPLAN Notices, 2009, 44(7): 147–156. [doi: 10.1145/1543136.1542472]
[51] Souza M, Nicácio D, Araújo G. ISAMAP: Instruction mapping driven by dynamic binary translation. In: Proc. of the 2010 ISCA Int’l
Workshops A4MMC, AMAS-BT, EAMA, WEED, WIOSCA Computer Architecture. Saint-Malo: Springer, 2010. 117–138. [doi: 10.
1007/978-3-642-24322-6_11]
[52] Böhm I, Edler Von koch TJK, Kyle SC, Franke B, Topham N. Generalized just-in-time trace compilation using a parallel task farm in a
dynamic binary translator. In: Proc. of the 32nd ACM SIGPLAN Conf. on Programming Language Design and Implementation. San
Jose: Association for Computing Machinery, 2011. 74–85. [doi: 10.1145/1993498.1993508]
[53] Ottoni G, Hartin T, Weaver C, Brandt J, Kuttanna B, Wang H. Harmonia: A transparent, efficient, and harmonious dynamic binary
®
translator targeting the Intel architecture. In: Proc. of the 8th ACM Int’l Conf. on Computing Frontiers. Ischia: Association for
Computing Machinery, 2011. 26. [doi: 10.1145/2016604.2016635]
[54] Shen BY, Chen JY, Hsu WC, Yang W. LLBT: An LLVM-based static binary translator. In: Proc. of the 2012 Int’l Conf. on Compilers,
Architectures and Synthesis for Embedded Systems (CASES). Tampere: ACM, 2012. 51–60. [doi: 10.1145/2380403.2380419]
[55] Guan HB, Zhu EZ, Wang HX, Ma RH, Yang YD, Wang B. SINOF: A dynamic-static combined framework for dynamic binary
translation. Journal of Systems Architecture, 2012, 58(8): 305–317. [doi: 10.1016/j.sysarc.2012.05.002]
[56] Zhang XC, Guo Q, Chen YJ, Chen TS, Hu WW. HERMES: A fast cross-ISA binary translator with post-optimization. In: Proc. of the
2015 IEEE/ACM Int’l Symp. on Code Generation and Optimization (CGO). San Francisco: IEEE, 2015. 246–256. [doi: 10.1109/CGO.
2015.7054204]
[57] D'antras A, Gorgovan C, Garside J, Luján M. Low overhead dynamic binary translation on ARM. In: Proc. of the 38th ACM SIGPLAN
Conf. on Programming Language Design and Implementation. Barcelona: Association for Computing Machinery, 2017. 333–346. [doi:
10.1145/3062341.3062371]
[58] Clark M, Hoult B. rv8: A high performance RISC-V to x86 binary translator. In: Proc. of the 1st Workshop on Computer Architecture
[59] Yang QF, Li ZH, Liu YH, Long H, Huang YC, He JM, Xu TY, Zhai EN. Mobile gaming on personal computers with direct Android
emulation. In: Proc. of the 25th Annual Int’l Conf. on Mobile Computing and Networking. Los Cabos: Association for Computing
Machinery, 2019. 19. [doi: 10.1145/3300061.3300122]
[60] Ptitseb. Box64. 2021. https://github.com/ptitSeb/box64
[61] Gouicem R, Sprokholt D, Ruehl J, Rocha RCO, Spink T, Chakraborty S, Bhatotia P. Risotto: A dynamic binary translator for weak
memory model architectures. In: Proc. of the 28th ACM Int’l Conf. on Architectural Support for Programming Languages and Operating
Systems, Vol. 1. Vancouver: Association for Computing Machinery, 2022. 107–122. [doi: 10.1145/3567955.3567962]
[62] Witchel E, Rosenblum M. Embra: Fast and flexible machine simulation. ACM SIGMETRICS Performance Evaluation Review, 1996,