Page 359 - 《软件学报》2021年第12期

刘畅 等:RISC-V 指令集架构研究综述 4023

[119] Wright JC, Schmidt C, Keller B, et al. A dual-core RISC-V vector processor with on-chip fine-grain power management in 28-nm
FD-SOI. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2020(28):2721−2725. [doi: 10.1109/TVLSI.2020.3030243]
[120] Albartus N, Nasenberg C, Stolz F, et al. On the design and misuse of microcoded (embedded) processors — A cautionary note.
Proc. of the 30th USENIX Security Symp. USENIX Association, 2021. 267−284. https://www.usenix.org/conference/usenix
security21/presentation/albartus
[121] Lee D, Kohlbrenner D, Shinde S, et al. Keystone: An open framework for architecting trusted execution environments. In: Proc. of
the 15th European Conf. on Computer Systems. New York: Association for Computing Machinery, 2020. 1−16. [doi: 10.
1145/3342195.3387532]
[122] Burow N, Carr SA, Nash J, et al. Control-flow integrity: Precision, security, and performance. ACM Computing Surveys, 2017(50):
1−33. [doi: 10.1145/3054924]
[123] One A. Smashing the stack for fun and Profit. 1996. https://web.archive.org/web/20100514141355/http://www.phrack.com/issues.
html?issue=49&id=14&mode=txt
[124] Cowan C, Pu C, Maier D, et al. StackGuard: Automatic adaptive detection and prevention of buffer-overflow attacks. In: Proc. of
the 7th Conf. on USENIX Security Symp. USENIX Association, 1998(7):5. https://dl.acm.org/doi/10.5555/1267549.1267554
[125] Abadi M, Budiu M, Erlingsson U, et al. Control-flow integrity: Principles, implementations, and applications. Proc. of the 2005
ACM Conf. on Computer and Communications Security (CCS 2005). New York: Association for Computing Machinery, 2005,
13(1):1−40. [doi: 10.1145/1609956.1609960]
[126] De A, Basu A, Ghosh S, et al. Hardware assisted buffer protection mechanisms for embedded RISC-V. IEEE Trans. on
Computer-Aided Design of Integrated Circuits and Systems, 2020. 4453−4465. [doi: 10.1109/TCAD.2020.2984407]
[127] Wilander J, Kamkar M. A comparison of publicly available tools for dynamic buffer overflow prevention. In: Proc. of the Network
and Distributed System Security Symp., NDSS 2003. 2003(3):149−162.
[128] Ferraiuolo A, Zhao M, Myers AC, et al. HyperFlow: A processor architecture for nonmalleable, timing-safe information flow
security. In: Proc. of the 2018 ACM SIGSAC Conf. on Computer and Communications Security. 2018. 1583−1600. [doi: 10.1145/
3243734.3243743]
[129] Gallagher M, Biernacki L, Chen SB, et al. Morpheus: A vulnerability-tolerant secure architecture based on ensembles of moving
target defenses with churn. In: Proc. of the 24th Int’l Conf. on Architectural Support for Programming Languages and Operating
Systems. New York: Association for Computing Machinery, 2019. 469−484. [doi: 10.1145/3297858.3304037]
[130] Bresch C, Hely D, Lysecky R, et al. TrustFlow-X: A practical framework for fine-grained control-flow integrity in critical systems.
ACM Trans. on Embedded Computing Systems, 2020,19(5):1−26. [doi: 10.1145/3398327]
[131] Hu H, Shinde S, Adrian S, et al. Data-oriented programming: on the expressiveness of non-control data attacks. In: Proc. of the
2016 IEEE Symp. on Security and Privacy (SP). 2016. 969−986. [doi: 10.1109/SP.2016.62]
[132] Nyman T, Dessouky G, Zeitouni S, et al. HardScope: Hardening embedded systems against data-oriented attacks. In: Proc. of th
56th ACM/IEEE Design Automation Conf. (DAC). 2019. 1−6.
[133] Menon A, Murugan S, Rebeiro C, et al. Shakti-T : A RISC-V processor with light weight security extensions. In: Proc. of the
Hardware and Architectural Support for Security and Privacy. New York: Association for Computing Machinery, 2017. 1−8. [doi:
10.1145/3092627.3092629]
[134] Wong MM, Haj-Yahya J, Chattopadhyay A. SMARTS: Secure memory assurance of RISC-V trusted SoC. In: Proc. of the 7th Int’l
Workshop on Hardware and Architectural Support for Security and Privacy. New York: Association for Computing Machinery,
2018. 1−8. [doi: 10.1145/3214292.3214298]
[135] Kokologiannakis M, Vafeiadis V. HMC: Model checking for hardware memory models. In: Proc. of the 25th Int’l Conf. on
Architectural Support for Programming Languages and Operating Systems. New York: Association for Computing Machinery,
2020. 1157−1171. [doi: 10.1145/3373376.3378480]
[136] Joy PG, Prabhu M, Shanmugalakshmi R. Side channel attack-survey. Int’l Journal of Advanced Scientific Research and Review,
2011,1(4):54−57.
[137] Guo DX, Chen KY, Zhang Y, et al. A survey of side-channel attack and security assessment for cryptographic equipment. Proc. of
the 7th Int’l Conf. on Computer Engineering and Networks (CENet2017). 2017(299). [doi: 10.22323/1.299.0042]
[138] Saxena S, Sanyal G, Manu. Cache based side channel attack: A Survey. In: Proc. of the Int’l Conf. on Advances in Computing,
Communication Control and Networking (ICACCCN). 2018. 278−284. [doi: 10.1109/ICACCCN.2018.8748811]
[139] Devi M, Majumder A. Side-channel attack in Internet of Things: A survey. In: Applications of Internet of Things. Singapore :
Springer Singapore, 2021. 213−222. [doi: 10.1007/978-981-15-6198-6_20]