Page 355 - 《软件学报》2021年第12期

刘畅 等:RISC-V 指令集架构研究综述 4019

References:
[1] Manavski SA. CUDA compatible GPU as an efficient hardware accelerator for AES cryptography. In: Proc. of the 2007 IEEE Int’l
Conf. on Signal Processing and Communications (ICSPC 2007). 2007. [doi: 10.1109/ICSPC.2007.4728256]
[2] Costan V, Lebedev I, Devadas S. Sanctum: Minimal hardware extensions for strong software isolation. In: Proc. of the 5th USENIX
Security Symp. 2016. 857−874. Austin, TX. https://www.usenix.org/conference/usenixsecurity16/technical-sessions/presentation/
costan
[3] Chen YJ, Luo T, Liu SL, et al. DaDianNao: A machine-learning supercomputer. In: Proc. of the 47th Annual IEEE/ACM Int’l
Symp. on Microarchitecture. 2014. 609−622. [doi: 10.1109/MICRO.2014.58]
[4] Corbató FJ, Vyssotsky VA. Introduction and overview of the multics system. In: Proc of the Fall Joint Computer Conf., Part I. New
York: Association for Computing Machinery, 1965. 185−196. [doi: 10.1145/1463891.1463912]
[5] UNIX PROGRAMMER'S MANUAL. Vol. 2B.7th ed., Bell Telephone Laboratories, Incorporated. 1979. https://web.archive.org/
web/ 20040920172248/http://cm.bell-labs.com/7thEdMan/v7vol2b.pdf
[6] Budhiraja S, Mehrotra R. Mach: A new kernel foundation For UNIX development. Int’l Journal of Innovative Research in
Technology (IJIRT). 2014, 7.
[7] Waterman A, Lee Y, Patterson DA. The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA. Vol. 1. 2011.
[8] Rodgers S, Uhlig RA. X86: Approaching 40 and still going strong. 2017. https://newsroom.intel.com/editorials/x86-approaching-
40-still-going-strong/
[9] History of RISC-V. 2021. https://riscv.org/about/history
[10] Arm® Architecture Reference Manual. Armv8, for A-profile architecture. ARM Developer. 2021. https://developer.arm.com/
documentation/ddi0487/latest
[11] Waterman A, Asanovic K. The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA. Vol. 1. SiFive Inc., 2021.
[12] Waterman A, Asanovic K, Hauser J. The RISC-V Instruction Set Manual, Volume II: Privileged Architecture. SiFive Inc., 2021.
[13] Ted M. RISC-V: High performance embedded SweRV™ core microarchitecture, performance and CHIPS Alliance. Western Digital
Corporation. 2019. https://riscv.org/wp-content/uploads/2019/04/RISC-V_SweRV_Roadshow-.pdf
[14] Chen C, Xiang XY, Liu C, et al. Xuantie-910: A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance
RISC-V processor with vector extension: Industrial product. In: Proc. of the 47th ACM/IEEE Annual Int’l Symp. on Computer
Architecture (ISCA). 2020. 52−64. [doi: 10.1109/ISCA45697.2020.00016]
[15] Koch D, Dao N, Healy B, et al. FABulous: An embedded FPGA framework. In: Proc. of the 2021 ACM/SIGDA Int’l Symp. on
Field-programmable Gate Arrays. 2021. 45−56. [doi: 10.1145/3431920.3439302]
[16] XiangShan-doc. UCAS & ICT, PCL. 2021. https://github.com/OpenXiangShan/XiangShan-doc
[17] Feng EH, Lu X, Du D, et al. Scalable memory protection in the PENGLAI enclave. In: Proc. of the 15th USENIX Symp. on
Operating Systems Design and Implementation (OSDI 2021). 2021. 275−294. https://ipads.se.sjtu.edu.cn/zh/publications/Feng
OSDI21-preprint.pdf
[18] Kadomoto J, Irie H, Sakai S. Design of shape-changeable chiplet-based computers using an inductively coupled wireless bus
interface. In: Proc. of the 38th IEEE Int’l Conf. on Computer Design (ICCD). 2020. 589−596. [doi: 10.1109/ICCD50377.2020. 00103]
[19] Tucci LD, Baghdadi R, Amarasinghe S, et al. SALSA: A domain specific architecture for sequence alignment. In: Proc. of the 2020
IEEE Int’l Parallel and Distributed Processing Symp. Workshops (IPDPSW). 2020. 147−150. [doi: 10.1109/IPDPSW50202.2020. 00033]
[20] Kito C, Jessica C, Palmer D, Andrew W, Jim W. RISC-V ELF psABI specification. 2021. https://github.com/riscv-non-isa/riscv-
elf-psabi-doc/releases
[21] Syntacore. SCR1 external architecture specification. 2021. https://github.com/syntacore/scr1/blob/master/docs/scr1_eas.pdf
[22] IEEE Standard for Floating-Point Arithmetic. In: IEEE Std 754-2008. 2008. 1−70. [doi: 10.1109/IEEESTD.2008.4610935]
[23] Owens S, Sarkar S, Sewell P. A better x86 memory model: x86-TSO (extended version). Technical Report, University of
Cambridge Computer Laboratory, 2009. [doi: 10.48456/tr-745]
[24] Multanen J, Hepda K, Jaaskelainen P. Programmable dictionary code compression for instruction stream energy efficiency. In: Proc.
of the 38th IEEE Int’l Conf. on Computer Design (ICCD). 2020. 356−363. [doi: 10.1109/ICCD50377.2020.00066]
[25] Asanovic K, Avizienis R, Bachrach J, et al. The rocket chip generator. Technical Report, Berkeley: EECS Department, University
of California, 2016. https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.pdf
[26] Zaruba F, Benini L. The cost of application-class processing: Energy and performance analysis of a Linux-Ready 1.7-GHz 64-Bit
RISC-V core in 22-nm FDSOI technology. IEEE Trans. on Very Large Scale Integration (VLSI) Systems. 2019,27(11): 2629−2640.
[doi: 10.1109/TVLSI.2019.2926114]