Page 356 - 《软件学报》2021年第12期

4020 Journal of Software 软件学报 Vol.32, No.12, December 2021

[27] Lowe-Power J, Nitta C. The Davis in-order (DINO) CPU: A teaching-focused RISC-V CPU design. In: Proc. of the Workshop on
Computer Architecture Education. New York: Association for Computing Machinery. 2019. 1−8. [doi: 10.1145/3338698.3338892]
[28] OSCPU. NutShell. 2021. https://github.com/OSCPU/NutShell
[29] riscvarchieve. RISC-V Cores and SoC Overview. 2021. https://github.com/riscvarchive/riscv-cores-list
[30] SiFive. Freedom. 2021. https://github.com/sifive/freedom
[31] Celio C, Patterson DA, Asanovic K. The Berkeley out-of-order machine (BOOM): An industry-competitive, synthesizable,
parameterized RISC-V processor. Technical Report, Berkeley: University of California, 2015. https://www2.eecs.berkeley.edu/
Pubs/TechRpts/2015/EECS-2015-167.html
[32] SpinalHDL. VexRiscv. 2021. https://github.com/SpinalHDL/VexRiscv
[33] SCR5 efficient application core (RV32 or RV64). Syntacore. 2021. https://syntacore.com/page/products/processor-ip/scr5
[34] MIT CSAIL’s Computation Structures Group. RiscyOO: RISC-V Out-of-Order Processors. 2021. https://github.com/csail-csg/
riscy-OOO
[35] darklife. DarkRISCV. 2021. https://github.com/darklife/darkriscv
[36] stnolting. The NEORV32 RISC-V Processor. 2021. https://github.com/stnolting/neorv32
[37] Codasip RISC-V Processors. 2021. https://codasip.com/products/codasip-risc-v-processors/
[38] AndesCore™ AX45 Overview. 2021. http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax45/
[39] NOEL-V Processor. 2021. https://www.gaisler.com/index.php/products/processors/noel-v
[40] Hummingbirdv2 E203 Core and SoC. 2021, Nuclei System Technology. https://github.com/riscv-mcu/e203_hbirdv2
[41] SHAKTI E-CLASS, SHAKTI. 2021. https://gitlab.com/shaktiproject/cores/e-class/blob/master/README.md
[42] lowRISC. Ibex RISC-V Core. 2021. https://github.com/lowRISC/ibex
[43] Wolf C. PicoRV32-A Size-Optimized RISC-V CPU. 2020. https://github.com/cliffordwolf/picorv32
[44] E906. 2021. https://occ.t-head.cn/vendor/cpu/index?id=3806463049662468096
[45] CVA6 RISC-V CPU. OpenHW Group. 2021. https://github.com/openhwgroup/cva6
[46] EH2 SweRV RISC-V CoreTM 1.4 from Western Digital. Western Digital Corporation. 2021. https://github.com/chipsalliance/
Cores-SweRV-EH2
[47] liangkangnan. tinyriscv. 2020. https://github.com/liangkangnan/tinyriscv
[48] Taiga. 2020. https://gitlab.com/sfu-rcl/Taiga
[49] Chrisóstomo JVR. maestro. 2020. https://github.com/Artoriuz/maestro
[50] Sonal P. Kronos RISC-V. 2021. https://github.com/SonalPinto/kronos
[51] XiangShan. UCAS & ICT, CAS. 2021. https://github.com/OpenXiangShan/XiangShan
[52] Bao YG. Answer: The 1st RISC-V China Summit will be held in Shanghai from June 21, 2021. Is there anything worthy of
attention? 2021 (in Chinese). https://www.zhihu.com/question/466393646/answer/1955410750
[53] riscvarchieve. RISC-V software ecosystem overview. 2021. https://github.com/riscvarchive/riscv-software-list
[54] Li JF, Xu Q, Li YY, et al. Efficient return address verification based on dislocated stack. IEEE Trans. on Computer-aided Design of
Integrated Circuits and Systems, 2020,39(11):3398-3407. [doi: 10.1109/TCAD.2020.3012645]
[55] Imperas RISC-V riscvOVPsim reference simulator and architectural validation tests. 2021. https://www.ovpworld.org/riscvOVP
simPlus/
[56] DBT-RISE-RISCV. 2021. https://github.com/Minres/DBT-RISE-RISCV
[57] Karandikar S, Mao H, Kim D, et al. FireSim: FPGA-accelerated cycle-exact scale-out system simulation in the public cloud. In:
Proc. of the 45th ACM/IEEE Annual Int’l Symp. on Computer Architecture (ISCA). 2018. 29−42. [doi: 10.1109/ISCA.2018.
00014]
[58] Roelke A. gem5. University of Virginia. 2021. https://gem5.googlesource.com/public/gem5/
[59] Imperas. OVP RISC-V Solutions. 2021. https://www.ovpworld.org/info_riscv
[60] Sebastian M. jor1k. 2021. https://github.com/s-macke/jor1k/
[61] Andrés C. Jupiter RISC-V Assembler & Runtime Simulator. 2019. https://github.com/andrescv/Jupiter
[62] Binghamton University Computer Architecture and Power-Aware Systems (CAPS) Research Group. MARSS-RISCV:
Micro-architectural system simulator for RISC-V. 2020. https://github.com/bucaps/marss-riscv
[63] Official QEMU source repository. 2021. https://git.qemu.org/git/qemu.git/
[64] Benjamin L. RARS—RISC-V Assembler and Runtime Simulator. 2021. https://github.com/thethirdone/rars
[65] Renode. Antmicro. 2021. https://github.com/renode/renode