Page 357 - 《软件学报》2021年第12期

刘畅 等:RISC-V 指令集架构研究综述 4021

[66] Morten BP. Ripes. 2021. https://github.com/mortbopet/Ripes
[67] Herdt V. RISC-V based virtual prototype (VP). University of Bremen, AGRA, 2021. https://github.com/agra-uni-bremen/riscv-vp
[68] Bellard F. TinyEMU. 2019. https://bellard.org/tinyemu/
[69] Waterman A, Lee Y. Spike RISC-V ISA simulator. SiFive. 2021. https://github.com/riscv-software-src/riscv-isa-sim
[70] Rahmeh J. SweRV-ISS. Western Digital. 2021. https://github.com/chipsalliance/SweRV-ISS
[71] VLAB. 2020. https://vlabworks.com/vlab/
[72] Giorgi R, Mariotti G. WebRISC-V: A Web-based education-oriented RISC-V pipeline simulation environment. In: Proc. of the
Workshop on Computer Architecture Education. New York: Association for Computing Machinery. 2019. [doi: 10.1145/3338698.
3338894]
[73] Post-Quantum Crypto IP: Software Support. https://pqsoc.com/software/
[74] Aoyagi T. riscv-rust. 2021. https://github.com/takahirox/riscv-rust
[75] Apollo L. terminus. 2021. https://github.com/shady831213/terminus
[76] Victor MdMC. Vulcan. 2021. https://github.com/vmmc2/Vulcan
[77] Aidan D. RISC-V virtual machine. 2020. https://github.com/bit-hack/riscv-vm
[78] Guillaume S. emulsiV. 2021. https://github.com/Guillaume-Savaton-ESEO/emulsiV
[79] Neumann JV. First draft of a report on the EDVAC. IEEE Annals of the History of Computing. 1993,15(4):27−75. [doi: 10.1109/
85.238389]
[80] Wikipedia. Harvard architecture. 2021. https://en.wikipedia.org/wiki/Harvard_architecture
[81] Wikipedia. Modified Harvard architecture. 2021. https://en.wikipedia.org/wiki/Modified_Harvard_architecture
[82] Vajda A. Multi-core and many-core processor architectures. In: Programming Many-core Chips. Boston: Springer US, 2011. 9−43.
[doi: 10.1007/978-1-4419-9739-5_2]
[83] Hwang EO. Digital Logic and Microprocessor Design with VHDL. Cengage Learning, 2005.
[84] Burroughs Corporation. B5500 ESPOL Reference Manual. 1967. http://bitsavers.org/pdf/burroughs/B5000_5500_5700/1032638_
B5500_ESPOL_RefManOct67.pdf
[85] Kernighan BW, Ritchie DM. The C Programming Language. Englewood Cliffs, NJ: Prentice Hall, 1978.
[86] Programming languages—C++: ISO/IEC 14882:2020. 2020. https://www.iso.org/standard/79358.html
[87] Klabnik S, Nichols C. The Rust Programming Language. 2018. https://doc.rust-lang.org/book/
[88] Lin H, Chen P, Hwang YS, et al. Devise rust compiler optimizations on RISC-V architectures with SIMD instructions. In: Proc. of
the 48th Int’l Conf. on Parallel Processing: Workshops. New York: Association for Computing Machinery. 2019. 1−7. [doi: 10.
1145/3339186.3339193]
[89] Zhang SZ, Wright A, Bourgeat T, et al. Composable building blocks to open up processor design. In: Proc. of the 51st Annual
IEEE/ACM Int’l Symp. on Microarchitecture (MICRO). 2019,39(3):47−55. [doi: 10.1109/MM.2019.2910012]
[90] Liu G, Primmer J, Zhang ZR. Rapid generation of high-quality RISC-V processors from functional instruction set specifications. In:
Proc. of the 56th ACM/IEEE Design Automation Conf. (DAC). 2019. 1−6. https://ieeexplore.ieee.org/abstract/document/8806953
[91] Tamimi S, Ebrahimi Z, Khaleghi B, et al. An efficient SRAM-based reconfigurable architecture for embedded processors. IEEE
Trans. on Computer-aided Design of Integrated Circuits and Systems, 2019,38(3):466−479. [doi: 10.1109/TCAD.2018.2812118]
[92] Huang BY, Zhang HC, Subramanyan P, et al. Instruction-level abstraction (ILA): A uniform specification for system-on-chip (SoC)
verification. ACM Trans. on Design Automation of Electronic Systems, 2019,24(1):1-24. [doi: 10.1145/ 3282444]
[93] Balkind J, Lim K, Schaffner M, et al. BYOC: A “Bring Your Own Core” framework for heterogeneous-ISA research. In: Proc. of
the 25th Int’l Conf. on Architectural Support for Programming Languages and Operating Systems. New York: Association for
Computing Machinery, 2020. 699−714. [doi: 10. 1145/3373376.3378479]
[94] SpinalHDL. 2021. https://github.com/SpinalHDL/SpinalHDL
[95] Tayler MB. Basejump STL: Systemverilog needs a standard template library for hardware design. In: Proc. of the 55th Annual
Design Automation Conf. New York: Association for Computing Machinery, 2018. 1−6. [doi: 10.1145/3195970.3199848]
[96] Parkhurst J, Darringer J, Grundmann B. From single core to multi-core: Preparing for a new exponential. In: Proc. of the 2006
IEEE/ACM Int’l Conf. on Computer Aided Design. 2006. 67−72. [doi: 10.1109/ICCAD.2006.320067]
[97] Monerkar YA, Lustig D, Martonosi M, et al. RTLCheck: Verifying the memory consistency of RTL designs. In: Proc. of the 50th
Annual IEEE/ACM Int’l Symp. on Microarchitecture. New York: Association for Computing Machinery. 2017. 463−476. [doi: 10.
1145/3123939.3124536]