Page 71 - 《软件学报》2024年第6期
P. 71
高猛 等: 位宽感知的寄存器绑定算法 2647
Programming Languages. New Orleans: ACM, 2003. 85–96. [doi: 10.1145/604131.604139]
[28] Ergin O, Balkan D, Ghose K, Ponomarev D. Register packing: Exploiting narrow-width operands for reducing register file pressure. In:
Proc. of the 37th Int’l Symp. on Microarchitecture (MICRO-37’04). Portland: IEEE, 2004. 304–315. [doi: 10.1109/MICRO.2004.29]
[29] Stephenson M, Babb J, Amarasinghe S. Bidwidth analysis with application to silicon compilation. ACM SIGPLAN Notices, 2000, 35(5):
108–120. [doi: 10.1145/358438.349317]
[30] Patterson JR. Accurate static branch prediction by value range propagation. In: Proc. of the 1995 ACM SIGPLAN Conf. on Programming
Language Design and Implementation. La Jolla: ACM, 1995. 67–78. [doi: 10.1145/207110.207117]
[31] Budiu M, Sakr M, Walker K, Goldstein SC. BitValue inference: Detecting and exploiting narrow bitwidth computations. In: Proc. of the
6th Int’l Euro-Par Conf. Germany: Springer, 2000. 969–979. [doi: 10.1007/3-540-44520-X_137]
[32] Constantinides GA, Cheung PYK, Luk W. Optimal datapath allocation for multiple-wordlength systems. Electronics Letters, 2000,
36(17): 1508–1509. [doi: 10.1049/EL:20001044]
[33] Li P, Zhang P, Pouchet LN, Cong J. Resource-aware throughput optimization for high-level synthesis. In: Proc. of the 2015 ACM/SIGDA
Int’l Symp. on Field-programmable Gate Arrays. Monterey: ACM, 2015. 200–209. [doi: 10.1145/2684746.2689065]
[34] Chen DM, Cong J, Fan YP, Zhang ZR. High-level power estimation and low-power design space exploration for FPGAs. In: Proc. of the
2007 Asia and South Pacific Design Automation Conf. Yokohama: IEEE, 2007. 529–534. [doi: 10.1109/ASPDAC.2007.358040]
[35] Gort M, Anderson JH. Range and bitmask analysis for hardware optimization in high-level synthesis. In: Proc. of the 18th Asia and South
Pacific Design Automation Conf. (ASP-DAC). Yokohama: IEEE, 2013. 773–779. [doi: 10.1109/ASPDAC.2013.6509694]
[36] Pemmaraju SV, Penumatcha S, Raman R. Approximating interval coloring and max-coloring in chordal graphs. ACM Journal of
Experimental Algorithmics, 2005, 10: 1–19. [doi: 10.1145/1064546.1180619]
[37] Bouchard M, Čangalović M, Hertz A. On a reduction of the interval coloring problem to a series of bandwidth coloring problems. Journal
of Scheduling, 2010, 13(6): 583–595. [doi: 10.1007/s10951-009-0149-1]
[38] Xiao YL, Park D, Butt A, Giesen H, Han ZY, Ding R, Magnezi N, Rubin R, DeHon A. Reducing FPGA compile time with separate
compilation for FPGA building blocks. In: Proc. of the 2019 Int’l Conf. on Field-programmable Technology (ICFPT). Tianjin: IEEE,
2019. 153–161. [doi: 10.1109/ICFPT47387.2019.00026]
附中文参考文献:
[12] 吴强, 边计年, 薛宏熙. 系统级综合中结合资源分配的调度算法. 软件学报, 2007, 18(2): 220–228. http://www.jos.org.cn/1000-9825/18/
220.htm [doi: 10.1360/jos180220]
[24] 袁小龙, 沈绪榜. 一种新的寄存器分配算. 计算机学报, 1998, 21(S1): 68–72. [doi: 10.3321/j.issn:0254-4164.1998.z1.013]
高猛(1995-), 男, 博士生, CCF 学生会员, 主要 崔慧敏(1979-), 女, 博士, 研究员, 博士生导师,
研究领域为异构编译, 高层次综合. CCF 专业会员, 主要研究领域为并行计算, 并行
编译, 并行编程.
赵家程(1989-), 男, 博士, 副研究员, 主要研究 冯晓兵(1969-), 男, 博士, 教授, 博士生导师,
领域为异构编译. CCF 杰出会员, 主要研究领域为编程与编译, 程
序分析.