Page 122 - 《软件学报》2020年第10期

3098 Journal of Software 软件学报 Vol.31, No.10, October 2020

强的语言实现的框架来说都会有类似的解决方案.
硬件及硬件加速系统开发工具的选择取决于开发质量与开发效率的平衡,当硬件资源成为瓶颈时,硬件设
计质量就会发挥更大的影响,而当硬件资源不是瓶颈时,开发效率则会发挥更大的影响.因此,在开发工具的发
展历史中,一种抽象层次不会被轻易淘汰,人们往往希望使用提供更大设计空间的开发工具来面对复杂的需求
与限制.在当前环境下,我们无法判断是高层次综合还是高级硬件描述语言会得到更广泛的应用,两者可能会长
期共存.因此,可以推测,类似于图 7 所示的综合开发框架是未来合理的发展方向.

References:
[1] Index CGC. Forecast and methodology. 2018~2023 White Paper. 2018.
[2] Sato K. An in-depth look at Google’s first tensor processing unit (TPU). Google Cloud Big Data and Machine Learning Blog.
Google Cloud Platform, 2017.
[3] Niemiec GS, Batista LMS, Schaeffer-Filho AE, et al. A survey on FPGA support for the feasible execution of virtualized network
functions. IEEE Communications Surveys & Tutorials, 2019.
[4] Yang HG, Sun JB, Wang. An overview to fpga device design technologies. Journal of Electronics & Information Technology,
2010,32(3):714−727 (in Chinese with English abstract).
[5] Vaishnav A, Pham K D, Koch D. A survey on FPGA virtualization. In: Proc. of the 8th Int’l Conf. on Field Programmable Logic
and Applications (FPL). IEEE, 2018. 1312–1317.
[6] Kachris C, Soudris D. A survey on reconfigurable accelerators for cloud computing. In: Proc. of the 26th Int’l Conf. on Field
Programmable Logic and Applications (FPL). IEEE, 2016. 1–10.
[7] Khawaja A, Landgraf J, Prakash R, et al. Sharing, protection, and compatibility for reconfigurable fabric with amorphos. In: Proc.
of the 13th USENIX Symp. on Operating Systems Design and Implementation (OSDI). 2018. 107–127.
[8] Dorsch J. FPGAs for all seasons. Applications of IC, 2018,(1):77–79 (in Chinese with English abstract).
[9] Wu YX, Liang K, Liu Y, Cui HM. The progress and trends of FPGA-based accelerators in deep learning. Chinese Journal of
Computers, 2019,(11):2461–2480 (in Chinese with English abstract).
[10] Bell CG, Newell A. Computer structures: Readings and examples [Ph.D. Thesis]. Carnegie-Mellon Univ Pittsburgh Pa Dept of
Computer Science, 1971.
[11] Bell CG, Newell A, Grason J. Designing Computers and Digital Systems: Using PDP16 Register Transfer Modules. Digital Press,
1972.
[12] Mermet J. Fundamentals and Standards in Hardware Description Languages. Springer Science & Business Media, 2012.
[13] Van der Spiegel J. ABEL-HDL Primer. 1999. http://www.ee.usm.maine.edu/courses/ele172/abel/HDL-ABEL%20Primer.pdf
[14] Thomas D, Moorby P. The Verilog® Hardware Description Language. Springer Science & Business Media, 2008.
[15] Shahdad M. An overview of VHDL language and technology. In: Proc. of the 23rd ACM/IEEE Design Automation Conf. IEEE,
1986. 320–326.
[16] IEEE System Verilog Working Group. IEEE Standard for SystemVerilog C Unified Hardware Design, Specification, and
Verification (IEEE Std 1800–2017). 2017.
[17] Nane R, Sima VM, Pilato C, et al. A survey and evaluation of FPGA high-level synthesis tools. IEEE Trans. on Computer-Aided
Design of Integrated Circuits and Systems, 2015,35(10):1591–1604.
[18] Martin G, Smith G. High-level synthesis: Past, present, and future. IEEE Design & Test of Computers, 2009,26(4):18–25.
[19] Gajski DD, Ramachandran L. Introduction to high-level synthesis. IEEE Design & Test of Computers, 1994,11(4):44–54.
[20] Kapre N, Bayliss S. Survey of domain-specific languages for FPGA computing. In: Proc. of the 26th Int’l Conf. on Field
Programmable Logic and Applications (FPL). IEEE, 2016. 1–12.
[21] Paulin PG, Knight JP. Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Trans. on Computer-Aided Design of
Integrated Circuits and Systems, 1989,8(6):661–679.
[22] Camposano R, Wolf W. High-level VLSI synthesis. Springer Science & Business Media, 2012.
[23] Gajski DD, Dutt ND, Wu ACH, et al. High-level Synthesis: Introduction to Chip and System Design. Springer Science & Business
Media, 2012.
[24] Micheli GD. Synthesis and Optimization of Digital Circuits. McGraw-Hill Higher Education, 1994.
[25] Knapp DW. Digital system design using the synopsys behavioral compiler. 1996. [doi: 10.1006/anbe.1999.1372]
[26] Elliott JP. Understanding Behavioral Synthesis: A Practical Guide to High-level Design. Springer Science & Business Media, 1999.
[27] Nikhil R. Bluespec system verilog: Efficient, correct RTL from high level specifications. In: Proc. of the 2nd ACM and IEEE Int’l
Conf. on Formal Methods and Models for Co-design, MEMOCODE 2004. IEEE, 2004. 69–70.