Page 123 - 《软件学报》2020年第10期

刘焰强 等:FPGA 加速系统开发工具设计:综述与实践 3099

[28] Canis A, Choi J, Aldham M, et al. LegUp: High-level synthesis for FPGA-based processor/accelerator systems. In: Proc. of the 19th
ACM/SIGDA Int’l Symp. on Field Programmable Gate Arrays. 2011. 33–36.
[29] Canis A, Choi J, Aldham M, et al. LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems.
ACM Trans. on Embedded Computing Systems (TECS), 2013,13(2):1–27.
[30] Feist T. Vivado design suite. White Paper, 2012.
[31] Intel. Intel High Level Synthesis Compiler 17.1. User Guide, 2017.
[32] Wirbel L. Xilinx SDAccel: A Unified Development Environment for Tomorrow’S Data Center. The Linley Group Inc., 2014.
[33] Intel. Intel FPGA SDK for OpenCL Pro Edition. Programming Guide, 2019.
[34] Sharma H, Park J, Amaro E, et al. DNNweaver: From high-level deep network models to FPGA acceleration. In: Proc. of the
Workshop on Cognitive Architectures. 2016.
[35] Intel. Distribution of OpenVINO™ toolkit for Linux with FPGA support—OpenVINO Toolkit. 2019.
[36] Wang H, Soulé R, Dang HT, et al. P4FPGA: A rapid prototyping framework for P4. In: Proc. of the Symp. on SDN Research. 2017.
122–135.
[37] Li Y, Leeser M. HML, a novel hardware description language and its translation to VHDL. IEEE Trans. on Very Large Scale
Integration (VLSI) Systems, 2000,8(1):1–8.
[38] Bjesse P, Claessen K, Sheeran M, et al. Lava: Hardware design in Haskell. ACM SIGPLAN Notices, 1998,34(1):174–184.
[39] Bellows P, Hutchings B. JHDL—An HDL for reconfigurable systems. In: Proc. of the IEEE Symp. on FPGAs for Custom
Computing Machines. IEEE, 1998. 175–184.
[40] Philtomson. RHDL. https://github.com/philtomson/RHDL
[41] Clash. https://github.com/clash-lang/clash-compiler
[42] Bachrach J, Vo H, Richards B, et al. Chisel: Constructing hardware in a scala embedded language. In: Proc. of the DAC Design
Automation Conf. IEEE, 2012. 1212–1221.
[43] Decaluwe J. MyHDL: A Python-based Hardware description language. Linux Journal, 2004,(127):84–87.
[44] Lockhart D, Zibrat G, Batten C. PyMTL: A unified framework for vertically integrated computer architecture research. In: Proc. of
the 47th Annual IEEE/ACM Int’l Symp. on Microarchitecture. IEEE, 2014. 280–292.
[45] Takamaeda-Yamazaki S. Pyverilog: A python-based hardware design processing toolkit for verilog HDL. In: Proc. of the Int’l
Symp. on Applied Reconfigurable Computing. Cham: Springer-Verlag, 2015. 451–460.
[46] Papon C. SpinalHDL. https://github.com/SpinalHDL
[47] Liu Y, Li Y, Qi Z, et al. A scala based framework for developing acceleration systems with FPGAs. Journal of Systems
Architecture, 2019.
[48] Rompf T, Odersky M. Lightweight modular staging: A pragmatic approach to runtime code generation and compiled DSLs. In: Proc.
of the 9th Int’l Conf. on Generative Programming and Component Engineering. 2010. 127–136.
附中文参考文献:
[4] 杨海钢,孙嘉斌,王慰.FPGA 器件设计技术发展综述.电子与信息学报,2010,32(3):714–727.
[8] Dorsch J.现场可编程门阵列 FPGA 芯片及其应用.集成电路应用,2018,(1):77–79.
[9] 吴艳霞,梁楷,刘颖,崔慧敏.深度学习 FPGA 加速器的进展与趋势.计算机学报,2019,(11):2461–2480.

刘焰强(1992－),男,学士,主要研究领域为 管海兵(1971－),男,博士,教授,博士生导
异构计算,FPGA 加速. 师,CCF 杰出会员,主要研究领域为虚拟
化,云计算.

戚正伟(1976－),男,博士,教授,博士生导
师,CCF 杰出会员,主要研究领域为系统
软件,虚拟化,程序分析.