Page 57 - 《软件学报》2025年第9期

3968 软件学报 2025 年第 36 卷第 9 期

1145/2024716.2024718]
[3] Andrew Waterman. Spike RISC-V ISA Simulator. 2014. https://github.com/riscv/riscv-isa-sim
[4] Conway P, Kalyanasundharam N, Donley G, Lepak K, Hughes B. Cache hierarchy and memory subsystem of the AMD Opteron
processor. IEEE Micro, 2010, 30(2): 16–29. [doi: 10.1109/MM.2010.31]
[5] Zhao L, Iyer R, Makineni S, Newell D, Cheng LQ. NCID: A non-inclusive cache, inclusive directory architecture for flexible and
efficient cache hierarchies. In: Proc. of the 7th ACM Int’l Conf. on Computing Frontiers. Bertinoro: ACM, 2010. 121–130. [doi: 10.1145/
1787275.1787314]
[6] Osvik DA, Shamir A, Tromer E. Cache attacks and countermeasures: The case of AES. In: Proc. of the Cryptographers’ Track at the RSA
Conf. San Jose: Springer, 2006. 1–20. [doi: 10.1007/11605805_1]
[7] Liu FF, Yarom Y, Ge Q, Heiser G, Lee RB. Last-Level cache side-channel attacks are practical. In: Proc. of the 2015 IEEE Symp. on
Security and Privacy. San Jose: IEEE, 2015. 605–622. [doi: 10.1109/SP.2015.43]
[8] Yarom Y, Falkner K. Flush+Reload: A high resolution, low noise, L3 cache side-channel attack. In: Proc. of the 23rd USENIX Security
Symp. San Diego: USENIX Association, 2014. 719–732.
[9] Wang C, Wei S, Zhang F, Song K. A survey of cache-based side channel countermeasure. Journal of Computer Research and
Development, 2021, 58(4): 794–810 (in Chinese with English abstract). [doi: 10.7544/issn1000-1239.2021.20200500]
[10] Purnal A, Giner L, Gruss D, Verbauwhede I. Systematic analysis of randomization-based protected cache architectures. In: Proc. of the
2021 IEEE Symp. on Security and Privacy. San Francisco: IEEE, 2021. 987–1002. [doi: 10.1109/SP40001.2021.00011]
[11] Xue ZH, Han JC, Song W. CTPP: A fast and stealth algorithm for searching eviction sets on Intel processors. In: Proc. of the 26th Int’l
Symp. on Research in Attacks, Intrusions and Defenses. Hong Kong: ACM, 2023. 151–163. [doi: 10.1145/3607199.3607202]
[12] Qureshi MK. CEASER: Mitigating conflict-based cache attacks via encrypted-address and remapping. In: Proc. of the 51st Annual
IEEE/ACM Int’l Symp. on Microarchitecture. Fukuoka: IEEE, 2018. 775–787. [doi: 10.1109/MICRO.2018.00068]
[13] Qureshi MK. New attacks and defense for encrypted-address cache. In: Proc. of the 46th Int’l Symp. on Computer Architecture. Phoenix:
ACM, 2019. 360–371. [doi: 10.1145/3307650.3322246]
[14] Song W, Li BY, Xue ZH, Li ZZ, Wang WH, Liu P. Randomized last-level caches are still vulnerable to cache side-channel attacks! But
we can fix it. In: Proc. of the 2021 IEEE Symp. on Security and Privacy. San Francisco: IEEE, 2021. 955–969. [doi: 10.1109/SP40001.
2021.00050]
[15] Song W, Xue ZH, Han JC, Li ZZ, Liu P. Randomizing set-associative caches against conflict-based cache side-channel attacks. IEEE
Trans. on Computers, 2024, 73(4): 1019–1033. [doi: 10.1109/TC.2024.3349659]
[16] Wang ZH, Lee RB. New cache designs for thwarting software cache-based side channel attacks. In: Proc. of the 34th Annual Int’l Symp.
on Computer Architecture. San Diego: ACM, 2007. 494–505. [doi: 10.1145/1250662.1250723]
[17] Saileshwar G, Qureshi M. MIRAGE: Mitigating conflict-based cache attacks with a practical fully-associative design. In: Proc. of the
30th USENIX Security Symp. Virtual Event: USENIX Association, 2021. 1379–1396.
[18] Henning JL. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 2006, 34(4): 1–17. [doi: 10.1145/
1186736.1186737]
[19] Sánchez D, Kozyrakis C. ZSim: Fast and accurate microarchitectural simulation of thousand-core systems. In: Proc. of the 40th Annual
Int’l Symp. on Computer Architecture. Tel-Aviv: ACM, 2013. 475–486. [doi: 10.1145/2485922.2485963]
[20] Bienia C, Kumar S, Singh JP, Li K. The PARSEC benchmark suite: Characterization and architectural implications. In: Proc. of the 17th
Int’l Conf. on Parallel Architectures and Compilation Techniques. Toronto: ACM, 2008. 72–81. [doi: 10.1145/1454115.1454128]
[21] Brais H, Kalayappan R, Panda PR. A survey of cache simulators. ACM Computing Surveys, 2020, 53(1): 19. [doi: 10.1145/3372393]
[22] Luk CK, Cohn R, Muth R, Patil H, Klauser A, Lowney G, Wallace S, Reddi VJ, Hazelwood K. Pin: Building customized program
analysis tools with dynamic instrumentation. In: Proc. of the 2005 ACM SIGPLAN Conf. on Programming Language Design and
Implementation. Chicago: ACM, 2005. 190–200. [doi: 10.1145/1065010.1065034]
[23] Carlson TE, Heirman W, Eeckhout L. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation.
In: Proc. of the 2011 Int’l Conf. for High Performance Computing, Networking, Storage and Analysis. Seattle: ACM, 2011. 52. [doi: 10.
1145/2063384.2063454]
[24] Mallya NB, Gonzalez-Alvarez C, Carlson TE. Flexible timing simulation of RISC-V processors with sniper. In: Proc. of the 2nd
Workshop on Computer Architecture Research with RISC-V. Los Angeles, 2018.
[25] Julian. Pycachesim. 2022. https://github.com/RRZE-HPC/pycachesim
[26] Edler J, Hill MD. Dinero IV trace-driven uniprocessor cache simulator. 2003. https://pages.cs.wisc.edu/~markhill/DineroIV
[27] Genkin D, Kosasih W, Liu FF, Trikalinou A, Unterluggauer T, Yarom Y. CacheFX: A framework for evaluating cache security. In: Proc.