Page 357 - 《软件学报》2020年第9期

2978 Journal of Software 软件学报 Vol.31, No.9, September 2020

系统 [35] ,协处理器主要满足特定需求和目标;同时,由于应用执行阶段特性的不同,对于指令级的亲和度也不同,
有另外一种将通用 CPU 指令集混成发挥各自优势的研究思路,比如 ARM 和 X86 [36] 、ARM 和精简的专用 ARM
指令集 [37] 等,以满足不同需求.总之,异构系统在向着多样化和“术业有专攻”的方向发展,这也为操作系统、编译
器、运行环境等基础软件提出了更多挑战,也是本文异构调度优化扩展延伸的方向.

References:
[1] Mittal S. A survey of techniques for architecting and managing asymmetric multicore processors. ACM Computing Surveys, 2016,
48(3):1−38.
[2] Kumar R, Farkas KI, Jouppi NP, et al. Single-ISA heterogeneous multi-core architectures: The potential for processor power
reduction. In: Proc. of the 36th Annual IEEE/ACM Int’l Symp. on Microarchitecture. 2003. 81−92.
[3] Kumar R, Tullsen DM, Ranganathan P, et al. Single-ISA heterogeneous multi-core architectures for multithreaded workload
performance. In: Proc. of the ACM SIGARCH Computer Architecture News. 2004. 64.
[4] Greenhalgh P. Big.LITTLE processing with ARM CortexTM-A15 & Cortex-A7. In: Proc. of the ARM. 2011. 1−8.
[5] Shiu E, Prakash S. System challenges and hardware requirements for future consumer devices: From wearable to ChromeBooks and
devices in-between. In: Proc. of the IEEE 2015 Symp. on VISI Technology. 2015. 1−5.
[6] Lü F, Cui HM, Huo W, et al. Survey of scheduling policies for co-run degradation. Journal of Computer Research and
Development, 2014,51(1):17−30 (in Chinese with English abstract).
[7] Koufaty D, Reddy D, Hahn S. Bias scheduling in heterogeneous multi-core architectures. In: Proc. of the 5th European Conf. on
Computer Systems. 2010. 125−138.
[8] Srinivasan S, Kurella N, Koren I, et al. Exploring heterogeneity within a core for improved power efficiency. IEEE Trans. on
Parallel and Distributed Systems, 2016,27(4):1057−1069.
[9] McKenny P. A big.LITTLE scheduler update. 2012. https://lwn.net/Articles/501501/
[10] Tseng PH, Hsiu PC, Pan CC, et al. User-Centric energy-efficient scheduling on multi-core mobile devices. In: Proc. of the 51st
Annual Design Automation Conf. (DAC 2014). 2014. 1−6.
[11] Van Craeynest K, Jaleel A, Eeckhout L, et al. Scheduling heterogeneous multi-cores through performance impact estimation (PIE).
In: Proc. of the ACM SIGARCH Computer Architecture News. 2012. 213−224.
[12] Chen J, Nair AA, John LK. Predictive heterogeneity-aware application scheduling for chip multiprocessors. IEEE Trans. on
Computers, 2014,63(2):435−447.
[13] Nie P, Duan Z. Efficient and scalable scheduling for performance heterogeneous multicore systems. Journal of Parallel and
Distributed Computing, 2012,72(3):353−361.
[14] Saez JC, Prieto M, Fedorova A, et al. A Comprehensive Scheduler for Asymmetric Multicore Systems. New York: Assoc
Computing Machinery, 2010. 139−152.
[15] Wang T, An H, Sun T, et al. Fair scheduling on dynamic heterogeneous chipmultiprocessor. Ruan Jian Xue Bao/Journal of
Software, 2014,25(Suppl.(2)):80−89 (in Chinese with English abstract). http://www.jos.org.cn/1000-9825/14026.htm
[16] Rehman M, Asfand-E-Yar M. Scheduling on heterogeneous multi-core processors using stable matching algorithm. Int’l Journal of
Advanced Computer Science and Applications, 2016,7(6).
[17] Liu GS, Park J, Marculescu D. Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems.
In: Proc. of the IEEE 31st Int’l Conf. on Computer Design (ICCD). 2013. 54−61.
[18] Shelepov D, Saez Alcaide JC, Jeffery S, et al. HASS: A scheduler for heterogeneous multicore systems. ACM SIGOPS Operating
Systems Review, 2009,43(2):66−75.
[19] Becchi M, Crowley P. Dynamic thread assignment on heterogeneous multiprocessor architectures. In: Proc. of the 3rd Conf. on
Computing Frotiers. 2006. 29.
[20] Li T, Baumberger D, Koufaty DA, et al. Efficient operating system scheduling for performance-asymmetric multi-core
architectures. In: Proc. of the 2007 ACM/IEEE Conf. on Supercomputing. 2007. 53.
[21] Balakrishnan S, Rajwar R, Upton M, et al. The impact of performance asymmetry in emerging multicore architectures. In: Proc. of
the 32nd Int’l Symp. on Computer Architecture. 2015. 506−517.