Page 358 - 《软件学报》2020年第9期
P. 358
赵姗 等:S-Bridge:性能非对称多核处理器下负载均衡代理机制 2979
[22] Saez JC, Pousa A, Giusti AED, et al. On the interplay between throughput, fairness and energy efficiency on asymmetric multicore
processors. Computer Journal, 2018,61(1):74−94.
[23] Kim YG, Kim M, Chung SW. Enhancing energy efficiency of multimedia applications in heterogeneous mobile multicore
processors. IEEE Trans. on Computers, 2017,P(99):1.
[24] Tavana MK, Hajkazemi MH, Pathak D, et al. ElasticCore: A dynamic heterogeneous platform with joint core and voltage/
frequency scaling. IEEE Trans. on Very Large Scale Integration Systems, 2018:1−13.
[25] Kim M, Kim K, Geraci JR, et al. Utilization-Aware load balancing for the energy efficient operation of the big.LITTLE processor.
In: Proc. of the Design, Automation & Test in Europe Conf. & Exihibition. 2014.
[26] Petrucci V, Loques O, Mossé D, et al. Energy-Efficient thread assignment optimization for heterogeneous multicore systems. ACM
Trans. on Embedded Computing Systems, 2015,14(1):1−26.
[27] Saez JC, Pousa A, Castro F, et al. ACFS: A completely fair scheduler for asymmetric single-ISA multicore systems. In: Proc. of the
30th Annual Acm Symp. on Applied Computing, Vols. I and Ii. 2015. 2027−2032.
[28] Corbet J. Per-Entity load tracking. 2013. https://lwn.net/Articles/531853/
[29] Intel I. Intel 64 and IA-32 architectures software developer’s manual. Volume 3A: System Programming Guide, Part, 2013,1:64
[30] Eyerman S, Eeckhout L, Karkhanis T, et al. A top-down approach to architecting CPI component performance counters. IEEE
Micro, 2007,27(1):84−93.
[31] Henning, John L. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 2006,34(4).
[32] Guthaus M, Ringenberg J, Ernst D, et al. MiBench: A free, commercially representative embedded benchmark suite. In: Proc. of the
Workload Characterization (WWC 2001). 2001. 3−14.
[33] Brodowski D, Wysocki RJ, Kumar V. CPU frequency and voltage scaling code in the Linux(TM) kernel. https://www.kernel.org/
doc/Documentation/cpu-freq/governors.txt
[34] Knauerhase R, Brett P, Hohlt B, et al. Using OS observations to improve performance in multicore systems. IEEE Micro, 2008.
[35] Kunio U, Fumio A, Hironori K, et al. Heterogeneous Multicore Processor Technologiesfor Embedded Systems. New York:
Springer Science+Business Media, 2012.
[36] Venkat A, Tullsen DM. Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor. ACM SIGARCH Computer
Architecture News, 2014. 121−132.
[37] Lee W, Sunwoo D, Emmons CD, et al. Exploring heterogeneous-ISA core architectures for high-performance and energy-efficient
mobile SoCs. In: Proc. of the GLSVLSI. 2017.
附中文参考文献:
[6] 吕方,崔慧敏,霍玮,冯晓兵.面向并发性能下降的调度策略的综述.计算机研究与发展,2014,51(1):17−30.
[15] 王涛,安虹,孙涛,高晓川,张海博,程亦超,彭毅.面向动态异构多核处理器的公平调度算法.软件学报,2014,25(S2):80−89.
http://www.jos.org.cn/1000-9825/14026.htm
赵姗(1982-),女,高级工程师,CCF 学生会 翟健(1981-),男,博士,高级工程师,CCF
员,主要研究领域为操作系统,软硬件深度 专业会员,主要研究领域为软件工程,知识
融合. 工程,操作系统.
郝春亮(1986-),男,博士,助理研究员,主 李明树(1966-),男,博士,研究员,博士生
要研究领域为操作系统,集群计算,人工 导师,CCF 会士,主要研究领域为操作系统
智能. 深度设计(包括安全操作系统,数据操作系
统等),可信软件过程,基础软硬件核心技
术与应用.