Page 164 - 《软件学报》2020年第10期

3140 Journal of Software 软件学报 Vol.31, No.10, October 2020

[9] NCC Group. TPM Genie: interposer attacks against the trusted platform module serial bus. 2018. https://www.nccgroup.trust/us/
our-research/tpm-genie-interposer-attacks-against-the-trusted-platform-module-serial-bus
[10] Lee D, Jung D, Fang IT, Tsai CC, Popa RA. An off-chip attack on hardware enclaves via the memory bus. In: Proc. of the 29th
USENIX Security Symp. (USENIX Security). USENIX Association, 2020.
[11] Duflot L, Perez YA, Valadon G, Levillain A. Can you still trust your network card?. In: Proc. of the 2010 CanSecWest Conf.
2010. 24–26.
[12] Duflot L, Perez YA, Morin B. What if you can’t trust your network card?. In: Proc. of the 14th Int’l Workshop on Recent
Advances in Intrusion Detection (RAID). Berlin, Heidelberg: Springer-Verlag, 2011. 378–397. [doi: 10.1007/978-3-642-23644-
0_20]
[13] Triulzi A. The Jedi Packet Trick takes over the Deathstar. In: Proc. of the 2010 CanSecWest Conf. 2010.
[14] Stewin P, Bystrov I. Understanding DMA malware. In: Proc. of the 9th Int’l Conf. on Detection of Intrusions and Malware, and
Vulnerability Assessment (DIMVA). Berlin, Heidelberg: Springer-Verlag, 2012. 21–41. [doi: 10.1007/978-3-642-37300-8_2]
[15] Tria A, Choukri H. Invasive attacks. In: Encyclopedia of Cryptography and Security. 2011. 623–629. [doi: 10.1007/978-1-4419-
5906-5_511]
[16] Skorobogatov SP. Semi-invasive attacks: A new approach to hardware security analysis. Technical Report, UCAM-CL-TR-630,
University of Cambridge, 2005.
[17] Lie D, Thekkath C, Mitchell M, Lincoln P, Boneh D, Mitchell J, Horowitz M. Architectural support for copy and tamper resistant
software. In: Proc. of the 9th Int’l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS).
ACM, 2000. 168–177. [doi: 10.1145/356989.357005]
[18] Suh GE, Clarke D, Gassend B, Van Dijk M, Devadas S. AEGIS: Architecture for tamper-evident and tamper-resistant processing.
In: Proc. of the 17th Annual Int’l Conf. on Supercomputing (ICS). ACM, 2003. 160–171. [doi: 10.1145/782814.782838]
[19] Suh GE, Clarke D, Gassend B, Van Dijk M, Devadas S. Efficient memory integrity verification and encryption for secure
processors. In: Proc. of the 36th Annual IEEE/ACM Int’l Symp. on Microarchitecture (MICRO). IEEE, 2003. 339–350. [doi:
10.5555/956417.956575]
[20] Clarke D, Devadas S, Van Dijk M, Gassend B, Suh GE. Incremental multiset hash functions and their application to memory
integrity checking. In: Proc. of the 9th Int’l Conf. on the Theory and Application of Cryptology and Information Security
(ASIACRYPT). Berlin, Heidelberg: Springer-Verlag, 2003. 188–207. [doi: 10.1007/978-3-540-40061-5_12]
[21] Lee RB, Kwan PCS, McGregor JP, Dwoskin J, Wang ZH. Architecture for protecting critical secrets in microprocessors. In: Proc.
of the 32nd Int’l Symp. on Computer Architecture (ISCA). IEEE, 2005. 2–13. [doi: 10.1109/ISCA.2005.14]
[22] Shi W, Lee HHS, Ghosh M, Lu C. Architectural support for high speed protection of memory integrity and confidentiality in
multiprocessor systems. In: Proc. of the 13th Int’l Conf. on Parallel Architecture and Compilation Techniques (PACT). IEEE,
2004. 123–134. [doi: 10.1109/PACT.2004.1342547]
[23] Zhang YT, Gao L, Yang J, Zhang XY, Gupta R. SENSS: Security enhancement to symmetric shared memory multiprocessors. In:
Proc. of the 11th Int’l Symp. on High-performance Computer Architecture (HPCA). IEEE, 2005. 352–362. [doi:10.1109/HPCA.
2005.31]
[24] Rogers B, Solihin Y, Prvulovic M. Memory predecryption: hiding the latency overhead of memory encryption. ACM SIGARCH
Computer Architecture News, 2005,33(1):27–33. [doi: 10.1145/1055626.1055631]
[25] Yang J, Gao L, Zhang YT. Improving memory encryption performance in secure processors. IEEE Trans. on Computers,
2005,54(5):630–640. [doi: 10.1109/TC.2005.80]
[26] Yan CY, Englender D, Prvulovic M, Rogers B, Sokihin Y. Improving cost, performance, and security of memory encryption and
authentication. In: Proc. of the 33rd Annual Int’l Symp. on Computer Architecture (ISCA). IEEE, 2006. 179–190. [doi:10.1109/
ISCA.2006.22]
[27] Duc G, Keryell R. CryptoPage: An efficient secure architecture with memory encryption, integrity and information leakage
protection. In: Proc. of the 22nd Annual Computer Security Applications Conf. (ACSAC). IEEE, 2006. 483–492. [doi:10.1109/
ACSAC.2006.21]
[28] Rogers B, Prvulovic M, Solihin Y. Efficient data protection for distributed shared memory multiprocessors. In: Proc. of the 15th
Int’l Conf. on Parallel Architectures and Compilation Techniques (PACT). ACM, 2006. 84–94. [doi: 10.1145/1152154.1152170]