Page 390 - 《软件学报》2025年第10期

杨乐 等: BIVM: 类脑计算编译框架及其原型研究 4787

[22] Shrestha SB, Orchard G. SLAYER: Spike layer error reassignment in time. In: Proc. of the 32nd Int’l Conf. on Neural Information
Processing Systems. Montréal: Curran Associates Inc., 2018. 1419–1428.
[23] Kim J, Kim K, Kim JJ. Unifying activation- and timing-based learning rules for spiking neural networks. In: Proc. of the 34th Int’l Conf.
on Neural Information Processing Systems. Vancouver: Curran Associates Inc., 2020. 1639.
[24] Furber SB, Galluppi F, Temple S, Plana LA. The SpiNNaker project. Proc. of the IEEE, 2014, 102(5): 652–665. [doi: 10.1109/JPROC.
2014.2304638]
[25] Akopyan F, Sawada J, Cassidy A, Alvarez-Icaza R, Arthur J, Merolla P. TrueNorth: Design and tool flow of a 65 mW 1 million neuron
programmable neurosynaptic chip. IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, 2015, 34(10): 1537–1557.
[doi: 10.1109/TCAD.2015.2474396]
[26] Pei J, Deng L, Song S, Zhao MG, Zhang YH, Wu S, Wang GR, Zou Z, Wu ZZ, He W, Chen F, Deng N, Wu S, Wang Y, Wu YJ, Yang
ZY, Ma C, Li GQ, Han WT, Li HL, Wu HQ, Zhao R, Xie Y, Shi LP. Towards artificial general intelligence with hybrid Tianjic chip
architecture. Nature, 2019, 572(7767): 106–111. [doi: 10.1038/s41586-019-1424-8]
[27] Davies M, Srinivasa N, Lin TH, Chinya G, Cao YQ, Choday SH, Dimou G, Joshi P, Imam N, Jain S, Liao YY, Lin CK, Lines A, Liu RK,
Mathaikutty D, McCoy S, Paul A, Tse J, Venkataramanan G, Weng YH, Wild A, Yang Y, Wang H. Loihi: A neuromorphic manycore
processor with on-chip learning. IEEE Micro, 2018, 38(1): 82–99. [doi: 10.1109/MM.2018.112130359]
[28] Qu P, Yang L, Zheng WM, Zhang YH. A review of basic software for brain-inspired computing. CCF Trans. on High Performance
Computing, 2022, 4(1): 34–42. [doi: 10.1007/s42514-022-00092-1]
[29] Song SH, Balaji A, Das A, Kandasamy N, Shackleford J. Compiling spiking neural networks to neuromorphic hardware. In: Proc. of the
21st ACM SIGPLAN/SIGBED Conf. on Languages, Compilers, and Tools for Embedded Systems. London: ACM, 2020. 38–50. [doi: 10.
1145/3372799.3394364]
[30] Siemieniuk A, Chelini L, Khan AA, Castrillon J, Drebes A, Corporaal H, Grosser T, Kong M. OCC: An automated end-to-end machine
learning optimizing compiler for computing-in-memory. IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems,
2022, 41(6): 1674–1686. [doi: 10.1109/TCAD.2021.3101464]
[31] Balaji A, Song SH, Titirsha T, Das A, Krichmar J, Dutt N, Shackleford J, Kandasamy N, Catthoor F. NeuroXplorer 1.0: An extensible
framework for architectural exploration with spiking neural networks. In: Proc. of the 2021 Int’l Conf. on Neuromorphic Systems.
Knoxville: ACM, 2021. 10. [doi: 10.1145/3477145.3477156]
[32] Minutoli M, Castellana VG, Tan C, Manzano J, Amatya V, Tumeo A. SODA: A new synthesis infrastructure for agile hardware design of
machine learning accelerators. In: Proc. of the 2020 IEEE/ACM Int’l Conf. on Computer Aided Design. San Diego: IEEE, 2020. 1–7.
[doi: 10.1145/3400302.3415781]
[33] Curzel S, Agostini NB, Song SH, Dagli I, Limaye A, Tan C. Automated generation of integrated digital and spiking neuromorphic
machine learning accelerators. In: Proc. of the 2021 IEEE/ACM Int’l Conf. on Computer Aided Design. Munich: IEEE, 2021. 1–7. [doi:
10.1109/ICCAD51958.2021.9643474]
[34] Schuman CD, Kulkarni SR, Parsa M, Parker Mitchell J, Date P, Kay B. Opportunities for neuromorphic computing algorithms and
applications. Nature Computational Science, 2022, 2(1): 10–19. [doi: 10.1038/s43588-021-00184-y]
[35] Schemmel J, Grübl A, Hartmann S, Kononov A, Mayr C, Meier K, Millner S, Partzsch J, Schiefer S, Scholze S, Schüffny R, Schwartz
MO. Live demonstration: A scaled-down version of the BrainScaleS wafer-scale neuromorphic system. In: Proc. of the 2012 IEEE Int’l
Symp. on Circuits and Systems. Seoul: IEEE, 2012. 702. [doi: 10.1109/ISCAS.2012.6272131]
[36] Lattner C, Amini M, Bondhugula U, Cohen A, Davis A, Pienaar J, Riddle R, Shpeisman T, Vasilache N, Zinenko O. MLIR: Scaling
compiler infrastructure for domain specific computation. In: Proc. of the 2021 IEEE/ACM Int’l Symp. on Code Generation and
Optimization. Seoul: IEEE, 2021. 2–14. [doi: 10.1109/CGO51591.2021.9370308]
[37] Brunel N. Dynamics of sparsely connected networks of excitatory and inhibitory spiking neurons. Journal of Computational
Neuroscience, 2000, 8(3): 183–208. [doi: 10.1023/A:1008925309027]
[38] Davison AP, Brüderle D, Eppler J, Kremkow J, Muller E, Pecevski D, Perrinet L, Yger P. PyNN: A common interface for neuronal
network simulators. Frontiers in Neuroinformatics, 2009, 2: 11. [doi: 10.3389/neuro.11.011.2008]
[39] Asgari H, Maybodi BMN, Payvand M, Azghadi MR. Low-energy and fast spiking neural network for context-dependent learning on
FPGA. IEEE Trans. on Circuits and Systems II: Express Briefs, 2020, 67(11): 2697–2701. [doi: 10.1109/TCSII.2020.2968588]
[40] Fang HW, Shrestha A, Ma D, Qiu QR. Scalable NoC-based neuromorphic hardware learning and inference. In: Proc. of the 2018 Int’l
Joint Conf. on Neural Networks. Rio de Janeiro: IEEE, 2018. 1–8. [doi: 10.1109/IJCNN.2018.8489619]
[41] Qu P, Zhang YH, Fei X, Zheng WM. High performance simulation of spiking neural network on GPGPUs. IEEE Trans. on Parallel and
Distributed Systems, 2020, 31(11): 2510–2523. [doi: 10.1109/TPDS.2020.2994123]
[42] Chen TQ, Moreau T, Jiang ZH, Zheng LM, Yan E, Cowan M, Shen HC, Wang LY, Hu YW, Ceze L, Guestrin C, Krishnamurthy A.
TVM: An automated end-to-end optimizing compiler for deep learning. In: Proc. of the 13th USENIX Conf. on Operating Systems
Design and Implementation. Carlsbad: USENIX Association, 2018. 579–594.