Page 118 - 《软件学报》2020年第9期

许瑞 等:面向多读/写头磁畴壁存储器的优化研究 2739

[11] Chen XZ, Sha EHM, Zhuge QF, Dai PL, Jiang WW. Optimizing data placement for reducing shift operations on domain wall
memories. In: Proc. of the 2015 52nd ACM/EDAC/IEEE Design Automation Conf. (DAC). Piscataway: IEEE, 2015. 1−6. [doi:
10.1145/2744769.2744883]
[12] Parkin SSP, Hayashi M, Thomas L. Magnetic domain-wall racetrack memory. Science, 2008,320(5873):190−194. [doi: 10.1126/
science.1145799]
[13] Wang YH, Yu H. An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices. In:
Proc. of the 2013 Int’l Symp. on Low Power Electronics and Design (ISLPED 2013). New York: ACM, 2013. 329−334.
[14] Venkatesan R, Kozhikkottu V, Augustine C, Raychowdhury A, Roy K, Raghunathan A. TapeCache: A high density, energy
efficient cache based on domain wall memory. In: Proc. of the ACM/IEEE Int’l Symp. on Low Power Electronics & Design. New
York: ACM, 2012. 185−190. [doi: 10.1145/2333660.2333707]
[15] Venkatesan R, Kozhikkottu VJ, Sharad M, Augustine C, Raychowdhury A, Roy K, Raghunatha A. Cache design with domain wall
memories. IEEE Trans. on Computers, 2016,65(4):1010−1024. [doi: 10.1109/TC.2015.2506581]
[16] Mao MJ, Wen WJ, Zhang YJ, Chen YR, Li H. Exploration of GPGPU register file architecture using domain-wall-shift-write based
racetrack memory. In: Proc. of the 2014 51st ACM/EDAC/IEEE Design Automation Conf. (DAC). Piscataway: IEEE, 2014. 1−6.
[17] Venkatesan R, Ramasubramanian S, Venkataramani S, Kaushik R, Raghunathan A. STAG: Spintronic-tape architecture for GPGPU
cache hierarchies. In: Proc. of the 41st Annual Int’l Symp. on Computer Architecture (ISCA 2014). New York: ACM, 2014.
253−264. [doi: 10.1145/2678373.2665710]
[18] Wang YH, Yu H, Sylvester D, Kong PF. Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire.
In: Proc. of the Conf. on Design, Automation & Test in Europe (DATE 2014). New York: ACM, 2014.
[19] Zhang C, Sun GY, Zhang XY, Zhao WS. Thermal modeling and management for shift operations of racetrack memory. Journal of
Computer Research and Development, 2017,54(1):154−162 (in Chinese with English abstract). [doi: 10.7544/issn1000-1239.2017.
20150903]
[20] Chen XZ, Sha EHM, Zhuge QF, Xue C, Jiang WW, Wang YG. Efficient data placement for improving data access performance on
domain-wall memory. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2016,24(10):3094−9104. [doi: 10.1109/
TVLSI.2016.2537400]
[21] Motaman S, Iyengar A, Ghosh S. Synergistic circuit and system design for energy-efficient and robust domain wall caches. In: Proc.
of the 2014 Int’l Symp. on Low Power Electronics and Design (ISLPED 2014). New York: ACM, 2014. 195−200. [doi: 10.1145/
2627369.2627643]
[22] Liu BC, Gu HF, Chen MS, Gu SZ, Chen WJ. An efficient processing in memory framework based on skyrmion material. Journal of
Computer Research and Development, 2019,56(4):798−809 (in Chinese with English abstract). [doi: 10.7544/issn1000-1239.2019.
20180157]
[23] Liu Y, Liu X, Zhu JG. Tailoring the current-driven domain wall motion by varying the relative thickness of two heavy metal
underlayers. IEEE Trans. on Magnetics, 2018,54(11):1−5. [doi: 10.1109/TMAG.2018.2827046]
[24] Hu JT, Zhuge QF, Xue C, Tseng WC, Sha EHM. Management and optimization for nonvolatile memory-based hybrid scratchpad
memory on multicore embedded processors. ACM Trans. on Embedded Computing Systems, 2014,13(4):1−25. [doi: 10.1145/
2560019]
[25] Gu SZ, Sha EHM, Zhuge QF, Chen YR, Hu JT. Area and performance co-optimization for domain wall memory in application-
specific embedded systems. In: Proc. of the 52nd Annual Design Automation Conf. (DAC 2015). New York: ACM, 2015. 1−6. [doi:
10.1145/2744769.2744800]
[26] Lee C, Potkonjak M, Mangione-Smith WH. MediaBench: A tool for evaluating and synthesizing multimedia and communications
systems. In: Proc. of the 30th Annual ACM/IEEE Int’l Symp. on Microarchitecture. Piscataway: IEEE, 1997. 330−335. [doi:
10.1109/MICRO.1997.645830]
[27] Austin T, Larson E, Ernst D. SimpleScalar: An infrastructure for computer system modeling. Computer, 2002,35(2):59−67. [doi:
10.1109/2.982917]
[28] Optimization G. Gurobi optimizer reference manual. 2015. http://www.gurobi.com