Page 72 - 《软件学报》2025年第9期

李传东 等: RISC-V 架构下的懒惰影子页表模型 3983

46(7): 217–226. [doi: 10.1145/2007477.1952710]
[10] Waldspurger CA. Memory resource management in VMware ESX server. ACM SIGOPS Operating Systems Review, 2002, 36(SI):
181–194. [doi: 10.1145/844128.844146]
[11] Gandhi J, Hill MD, Swift MM. Agile paging: Exceeding the best of nested and shadow paging. ACM SIGARCH Computer Architecture
News, 2016, 44(3): 707–718. [doi: 10.1145/3007787.3001212]
[12] Dörflinger A, Albers M, Kleinbeck B, Guan YJ, Michalik H, Klink R, Blochwitz C, Nechi A, Berekovic M. A comparative survey of
open-source application-class RISC-V processor implementations. In: Proc. of the 18th ACM Int’l Conf. on Computing Frontiers. Virtual
Event: Association for Computing Machinery, 2021. 12–20. [doi: 10.1145/3457388.3458657]
[13] Sha S, Zhang Y, Luo YW, Wang XL, Wang ZL. Swift shadow paging (SSP): No write-protection but following TLB flushing. In: Proc.
of the 17th ACM SIGPLAN/SIGOPS Int’l Conf. on Virtual Execution Environments. Association for Computing Machinery, 2021.
29–42. [doi: 10.1145/3453933.3454012]
[14] Sha S, Zhang Y, Luo YW, Wang XL, Wang ZL. Accelerating address translation for virtualization by leveraging hardware mode. IEEE
Trans. on Computers, 2022, 71(11): 3047–3060. [doi: 10.1109/TC.2022.3145671]
[15] Ahn J, Jin S, Huh J. Revisiting hardware-assisted page walks for virtualized systems. ACM SIGARCH Computer Architecture News,
2012, 40(3): 476–487. [doi: 10.1145/2366231.2337214]
[16] Sha S, Du HL, Luo YW, Wang XL, Wang ZL. Software-based flat nested page table in sunway architecture. Journal of Computer
Research and Development, 2022, 59(4): 737–746 (in Chinese with English abstract). [doi: 10.7544/issn1000-1239.20210140]
[17] Park CH, Vougioukas I, Sandberg A, Black-Schaffer D. Every walk’s a hit: Making page walks single-access cache hits. In: Proc. of the
27th ACM Int’l Conf. on Architectural Support for Programming Languages and Operating Systems. Lausanne: Association for
Computing Machinery, 2022. 128–141. [doi: 10.1145/3503222.3507718]
[18] Liang ZY, Li TZ, Cui EF. RISC-V virtualization: Exploring virtualization in an open instruction set architecture. In: Proc. of the 5th Int’l
Conf. on Computing, Networks and Internet of Things. Tokyo: Association for Computing Machinery, 2024. 473–477. [doi: 10.1145/
3670105.3670188]
[19] Sá B, Martins J, Pinto SES. A first look at RISC-V virtualization from an embedded systems perspective. IEEE Trans. on Computers,
2022, 71(9): 2177–2190. [doi: 10.1109/TC.2021.3124320]
[20] Patel A, Daftedar M, Shalan M, El-Kharashi MW. Embedded hypervisor Xvisor: A comparative analysis. In: Proc. of the 23rd Euromicro
Int’l Conf. on Parallel, Distributed, and Network-based Processing. Turku: IEEE, 2015. 682–691. [doi: 10.1109/PDP.2015.108]
[21] Lim JT, Dall C, Li SW, Nieh J, Zyngier M. NEVE: Nested virtualization extensions for ARM. In: Proc. of the 26th Symp. on Operating
Systems Principles. Shanghai: Association for Computing Machinery, 2017. 201–217. [doi: 10.1145/3132747.3132754]
[22] Merrifield T, Taheri HR. Performance implications of extended page tables on virtualized x86 processors. In: Proc. of the 12th ACM
SIGPLAN/SIGOPS Int’l Conf. on Virtual Execution Environments. Atlanta: Association for Computing Machinery, 2016. 25–35. [doi:
10.1145/2892242.2892258]
[23] Cui EF, Li TZ, Wei Q. RISC-V instruction set architecture extensions: A survey. IEEE Access, 2023, 11: 24696–24711. [doi: 10.1109/
ACCESS.2023.3246491]
[24] Domingos JM, Rocha T, Neves N, Roma N, Tomás P, Sousa L. Supporting RISC-V performance counters through Linux performance
analysis tools. In: Proc. of the 34th Int’l Conf. on Application-Specific Systems, Architectures and Processors (ASAP). Porto: IEEE,
2023. 94–101. [doi: 10.1109/ASAP57973.2023.00027]
[25] Pham B, Veselý J, Loh GH, Bhattacharjee A. Large pages and lightweight memory management in virtualized environments: Can you
have it both ways? In: Proc. of the 48th Int’l Symp. on Microarchitecture. Waikiki: Association for Computing Machinery, 2015. 1–12.
[doi: 10.1145/2830772.2830773]
[26] Kwon O, Lee Y, Hong S. Virtual PTE storage: Repurposing last-level cache to accelerate address translation for big data workloads. In:
Proc. of the 2022 IEEE Int’l Conf. on Consumer Electronics-Asia (ICCE-Asia). Yeosu: IEEE, 2022. 1–5. [doi: 10.1109/ICCE-Asia57006.
2022.9954665]
[27] Barr TW, Cox AL, Rixner S. Translation caching: Skip, don’t walk (the page table). ACM SIGARCH Computer Architecture News,
2010, 38(3): 48–59. [doi: 10.1145/1816038.1815970]
[28] Bhattacharjee A. Large-reach memory management unit caches. In: Proc. of the 46th Annual IEEE/ACM Int’l Symp. on
Microarchitecture. Davis: Association for Computing Machinery, 2013. 383–394. [doi: 10.1145/2540708.2540741]
[29] Brown N, Jamieson M. Performance characterisation of the 64-core SG2042 RISC-V CPU for HPC. arXiv:2406.12394, 2024.
[30] Bellard F. QEMU, a fast and portable dynamic translator. In: Proc. of the 2005 Annual Conf. on USENIX Annual Technical Conf.
Anaheim: USENIX Association, 2005. 41.