Page 78 - 《软件学报》2020年第10期
P. 78

3054                                  Journal of Software  软件学报 Vol.31, No.10, October 2020

         [18]    Raman V, Attaluri G, Barber R, et al. DB2 with BLU acceleration: So much more than just a column store. Proc. of the VLDB
             Endowment, 2013,6(11):1080–1091.
         [19]    Nishtala R, Fugal H, Grimm S, et al. Scaling memcache at facebook. In: Proc. of the Presented as Part of the 10th USENIX Symp.
             on Networked Systems Design and Implementation. 2013. 385–398.
         [20]    Wang HM, Mao XG, Ding B, Shen J, Luo L, Ren Y. New insights into system software. Ruan Jian Xue Bao/Journal of Software,
             2019,30(1):22–32 (in Chinese with English abstract). http://www.jos.org.cn/1000-9825/5648.htm [doi: 10.13328/j.cnki.jos.005648]
         [21]    Polychroniou  O,  Raghavan A, Ross  KA.  Rethinking SIMD vectorization  for in-memory databases. In: Proc. of the 2015  ACM
             SIGMOD Int’l Conf. on Management of Data. 2015. 1493–1508.
         [22]    Ross KA. Efficient hash probes on modern processors. In: Proc. of the 23rd IEEE Int’l Conf. on Data Engineering. IEEE, 2007.
             1297–1301.
         [23]    Zhang K, Wang K, Yuan Y, et al. Mega-KV: A case for GPUs to maximize the throughput of in-memory key-value stores. Proc. of
             the VLDB Endowment, 2015,8(11):1226–1237.
         [24]    Sun Y, Hua Y, Jiang S, et al. SmartCuckoo: A fast and cost-efficient hashing index scheme for cloud storage systems. In: Proc. of
             the 2017 USENIX Annual Technical Conf. 2017. 553–565.
         [25]    Ailamaki A, DeWitt DJ, Hill MD, et al. DBMSs on a modern processor: Where does time go. In: Proc. of the 25th Int’l Conf. on
             Very Large Data Bases. Edinburgh, 1999. 266–277.
         [26]    Boncz PA, Kersten ML, Manegold S. Breaking the memory wall in MonetDB. Communications of the ACM, 2008,51(12):77–85.
         [27]    McKee SA. Reflections on the memory wall. In: Proc. of the 1st Conf. on Computing Frontiers. 2004. 162.
         [28]    Wulf WA, McKee SA. Hitting the memory wall: Implications of the obvious. ACM SIGARCH Computer Architecture News, 1995,
             23(1):20–24.
         [29]    Xie X, Liang Y, Sun G, et al. An efficient compiler framework for cache bypassing on GPU. In: Proc. of the IEEE/ACM Int’l Conf.
             on Computer-Aided Design (ICCAD). IEEE, 2013. 516–523.
         [30]    Xie X, Liang Y, Wang Y, et al. Coordinated static and dynamic cache bypassing for GPUs. In: Proc. of the 21st IEEE Int’l Symp.
             on High Performance Computer Architecture (HPCA). IEEE, 2015. 76–88.
         [31]    Li X, Andersen DG, Kaminsky M,  et al. Algorithmic  improvements for  fast concurrent cuckoo  hashing. In:  Proc.  of the  9th
             European Conf. on Computer Systems. 2014. 1–14.
         [32]    Hetherington  TH,  O’Connor M,  Aamodt  TM.  Memcachedgpu: Scaling-up scale-out key-value stores.  In: Proc. of the 6th  ACM
             Symp. on Cloud Computing. 2015. 43–57.
         [33]    Hetherington TH, Rogers TG, Hsu L,  et al. Characterizing and evaluating a  key-value  store application  on  heterogeneous
             CPU-GPU systems. In: Proc. of the 2012 IEEE Int’l Symp. on Performance Analysis of Systems and Software. IEEE, 2012. 88–98.
         [34]    Alcantara DA, Sharf A, Abbasinejad F, et al. Real-time parallel hashing on the GPU. ACM Trans. on Graphics (TOG), 2009,28(5):
             1–9.
         [35]    Alcantara DA, Volkov V, Sengupta S, et al. Building an Efficient Hash Table on the GPU. GPU Computing Gems Jade Edition,
             Morgan Kaufmann Publishers, 2012. 39–53.
         [36]    García I, Lefebvre S, Hornus S, et al. Coherent parallel hashing. ACM Trans. on Graphics (TOG), 2011,30(6):1–8.
         [37]    Korman S,  Avidan S.  Coherency sensitive hashing. IEEE  Trans. on Pattern  Analysis  and Machine Intelligence, 2015,38(6):
             1099–1112.
         [38]    Lefebvre S, Hoppe H. Perfect spatial hashing. ACM Trans. on Graphics (TOG), 2006,25(3):579–588.
         [39]    Metreveli Z, Zeldovich N, Kaashoek MF. CPhash: A cache-partitioned hash table. ACM SIGPLAN Notices, 2012,47(8):319–320.
         [40]    Balkesen C, Alonso G, Teubner J, et al. Multi-core, main-memory joins: Sort vs. hash revisited. Proc. of the VLDB Endowment,
             2013,7(1):85–96.
         [41]    Balkesen C, Teubner J, Alonso G, et al. Main-memory hash joins on multi-core CPUs: Tuning to the underlying hardware. In: Proc.
             of the 29th IEEE Int’l Conf. on Data Engineering (ICDE). IEEE, 2013. 362–373.
         [42]    Blanas S, Li Y, Patel JM. Design and evaluation of main memory hash join algorithms for multi-core CPUs. In: Proc. of the 2011
             ACM SIGMOD Int’l Conf. on Management of Data. 2011. 37–48.
   73   74   75   76   77   78   79   80   81   82   83